Aggressive scaling of MOSFETs for performance improvement causes a number of challenging problems such as high gate leakage current and poly-Si gate depletion. To overcome these issues, alternative high-k dielectrics such as HfO 2 and metal gate electrodes with band-edge work function are required. In addition, Al 2 O 3 capped HfO 2 and HfAlO x dielectrics have also been studied as one of the technologies for tuning the V th of pMOSFET [1, 2] .
Introduction
Aggressive scaling of MOSFETs for performance improvement causes a number of challenging problems such as high gate leakage current and poly-Si gate depletion. To overcome these issues, alternative high-k dielectrics such as HfO 2 and metal gate electrodes with band-edge work function are required. In addition, Al 2 O 3 capped HfO 2 and HfAlO x dielectrics have also been studied as one of the technologies for tuning the V th of pMOSFET [1, 2] .
Furthermore, the problem of V fb "roll-off" phenomena have been reported in metal/Hf-based high-k stacks [3, 4] in addition to the Fermi-level pinning. It makes V fb tuning intrinsically difficult even by choosing metal gate electrode. This paper further reports an interesting behavior of anomalous V fb shift towards the positive voltage for Al-based high-k MOS stacks for the first time, which we refer to as "V fb roll-up". Apparently, this effect should be taken into account to adjust V fb in addition to the Fermi-level pinning at the top interface of high-k and the V fb roll-off at the bottom interface [5] . Thus, it is of a great importance to understand and control the V fb roll-off/up behaviors for metal/Alincorporated dielectrics gate stack application. In this work, we mainly focus on the implication of the V fb roll-up behavior in HfAlO x dielectrics.
Experimental
MOS capacitors were fabricated on p-type Si wafers with SiO 2 interlayer and HfAlO x dielectrics. 20 nm-thick SiO 2 films grown by thermal oxidization were firstly wet etched to a terraced structure with thicknesses ranging from 0 to 17 nm. After thermal re-oxidization at 1000 o C, 3 nm-thick Hf 1-y Al y O x (y=0~1) layer was deposited on the terraced-SiO 2 by MOCVD. Post deposition annealing (PDA) was performed at 800 o C for 1 s in O 2 . NiSi/TiN/W was used as a gate electrode. Post Si deposition annealing (PSA) [6] process was performed at 1000 o C in N 2 . To study the mechanism of the V fb roll-up, a W (30 nm)/Al 2 O 3 /Terraced-SiO 2 structure was also prepared with PDA at 1000 o C. All the samples were subjected to H 2 annealing at 400 o C for 30 min. Figure 1 shows the typical V fb -EOT plots for NiSi/ TiN/W/Hf 1-y Al y O x /Terraced-SiO 2 /Si MOS capacitors. Equivalent oxide thickness (EOT) and V fb were extracted from the fitted ideal C-V curves. It was observed that an anomalous V fb shift towards positive voltage occurs in Hf 1-y Al y O x and Al 2 O 3 dielectrics as the EOT was scaled to below ~6-7 nm, i.e., V fb roll-up effect. The magnitude of V fb roll-up increases with an increase of Al content of Hf 1-y Al y O x dielectrics. The V fb roll-off observed in Fig.1 will not be discussed in this paper, while we focus on the roll-up behavior.
Results and discussion
A typical V fb -EOT plot and D it , and the corresponding C-V curves for NiSi/TiN/W/Al 2 O 3 / terraced-SiO 2 /Si MOS capacitors are shown in Figs. 2 and 3. Well-behaved C-V characteristics are observed both in the roll-up and normal EOT regions. In addition, nearly negligible hysteresis in C-V curves and (5-7)×10
11 eV -1 cm -2 of D it at Si midgap are also obtained for these two EOT regions, indicating very little difference in dielectric film properties.
Next, an effect of thermal budget, which is essentially important for V fb roll-off [4] , on the V fb roll-up was examined for W/Al 2 O 3 /Terraced-SiO 2 /Si structure. In this case, after Al 2 O 3 deposition at 500 ºC, only PDA was performed at 1000 ºC. PDA time was varied in the range of 1-100 s with 100 Pa O 2 . The PDA time dependence of V fb -EOT is shown in Fig. 4 . It is evident that the thermal budget has a significant effect on the variation of V fb . Compared to the sample with SiO 2 dielectric, all of the V fb -EOT plots for the Al 2 O 3 gate stacks shift towards the positive voltage, and as the EOT is scaled down to below ~6-7 nm, anomalous V fb roll-up occurs. It is noteworthy that for the samples with Al 2 O 3 layer, even in the case of no PDA, the V fb -EOT plot was also as a whole shifted positively with respect to the SiO 2 case. This could be attributed to a dipole layer lying at the Al 2 O 3 /SiO 2 interface [7] . Figure 5 (a) summarizes the PDA time dependences of V fb roll-up magnitude (ΔV fb ) and onset EOT of roll-up (EOT roll-up ). As schematically depicted in Fig.  5(b) , the difference in the actual V fb and the expected V fb is defined as ΔV fb , while the EOT roll-up is referred to the starting point of V fb roll-up. Both the values of ΔV fb and EOT roll-up increase linearly as a function of the square root of PDA time (t 1/2 ), in other words, longer PDA time enlarges the roll-up magnitude and makes the roll-up behavior to occur even at thicker SiO 2 region. If from the viewpoint of charge, the ΔV fb and EOT roll-up are affected by charge variation in dielectrics, longer PDA time may promote the charge generation both in amount and in regime in dielectrics. Therefore, the possible charge variation may be correlated with atom diffusion in dielectrics, and dominate the V fb roll-up behavior.
To obtain an evidence of the diffusion process thermally activated in the PDA, a back-side SIMS analysis was performed on the samples with structure of W/Al 2 O 3 (3 nm)/SiO 2 (20 nm)/Si. PDA processes were carried out at 1000 o C for 10 s and 100 s, respectively, followed by W gate deposition. Prior to back-side SIMS analysis, the Si wafer side was chemically etched down to the SiO 2 interfacial layer for precisely determining the possible interdiffusion of various species. Back-side SIMS depth profiles evaluated for samples with and without 1000 o C PDA are compared in interlayer thickness, the induced charges in the dielectrics layer appear to cause the V fb roll-up behavior.
Conclusions
It is pointed out for the first time that anomalous V fb shift towards the positive voltage (V fb roll-up) appears in Al-incorporated high-k gate stacks with decreasing SiO 2 interlayer thickness. Al diffusion-induced charged sites both in high-k layer and in SiO 2 interlayer are attributed to the V fb roll-up effect. This should be taken into consideration for quantitatively adjusting V fb and could be used for further tuning V fb in pMOS devices. 
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